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Abstract

Memristor is considered as a suitable alternative solution to resolve the scaling limitation of CMOS technology. In recent years, the use of memristors in circuits design
has rapidly increased and attracted researchers interest. Advances have been made to
both size and complexity of memristor designs. The development of CMOS transistors shows major concerns, such as, increased leakage power, reduced reliability, and
high fabrication cost. These factors have affected chip manufacturing process and
functionality severely. Therefore, the demand for new devices is increasing. Memristor, is considered as one of the key element in memory and information processing
design due to its small size, long-term data storage, low power, and CMOS compatibility. The main objective in this research is to design memristor-based arithmetic
circuits and to overcome some of the Memristor based logic design issues.
In this thesis , a fast, low area and low power hybrid CMOS memristor based
digital circuit design were implemented . Small and large-scale memristor based digital circuits are implemented and provided a solutions for overcoming the memristor
degradation and fanout challenges. As an example, a 4- bit LFSR has been implemented by using MRL scheme with 64 CMOS devices and 64 memristors. The
proposed design is more efficient in terms of the area when compared with CMOSbased LFSR circuits. The simulation results proves the functionality of the design.
This approach presents acceptable speed in comparison with CMOS-based design and
it is faster than IMPLY-based memrisitive LFSR. The propped LFSR has 841 ps de-
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lay. Furthermore, the proposed design has a significant power reduction of over 66%
less than CMOS-based approach.
This thesis proposes implementation of memristive 2-D median filter and extends
previously published works on memristive filter design to include this emerging technology characteristics in image processing. The proposed circuit was designed based
on Pt/TaOx /Ta redox-based device and Memristor Ratioed Logic (MRL). The proposed filter is designed in Cadence and the memristive median approved tested circuit
is translated to Verilog-XL as a behavioral model. Different 512 × 512 pixels input
images contain salt and pepper noise with various noise density ratios are applied to
the proposed median filter and the design successfully has substantially removed the
noise.
The implementation results in comparison with the conventional filters, it gives
better Peak Signal to Noise Ratio (PSNR) and Mean Absolute Error (MAE) for different images with different noise density ratios while it saves more area as compared
to CMOS-based design.
This dissertation proposes a comprehensive framework for design, mapping and
synthesis of large-scale memristor-CMOS circuits. This framework provides a synthesis approach that can be applied to all memristor-based digital logic designs. In
particular, it is a proposal for a characterization methodology of memristor-based
logic cells to generate a standard cell library file for large-scale simulation. The
proposed framework is implemented in the Cadence Virtuoso schematic-level environment and was verified with Verilog-XL, MATLAB, and the Electronic Design Automation (EDA) Synopses compiler after being translated to the behavioral level. The
proposed method can be applied to implement any digital logic design. The framework is deployed for design of the memristor-based parallel 8-bit adder/subtractor
and a 2-D memristive-based median filter.
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Introduction

In this Chapter first section presents a brief summary of Memristor-based digital systems design and their architectures and applications, introduces Memristor Ratioed
Logic (MRL) Hybrid CMOS-Memristor Logic, one of the Memristor-based logic design. In the second Section discussion about the design challenges and issues in the
field of Memristor-based logic design and a literature review for state-of-the-art solutions are presented. Finally, Section 1.3 presents the proposed solutions.

1.1
1.1.1

Background
Memristor

Memristor is an acronym for memory and resistor. In 1971, Leon Chua hypothesised that there should be the fourth fundamental passive device called Memristor
based on the symmetrical relationship between current (I), voltage (V ), charge (q)
and flux (Φ) [2]. Memristor will complete the loop of the relationship between the
three fundamental element as shown in seen in Fig. 1.1. The resistor maintains the
relationship between the voltage and current (f (v, i) = 0), capacitor maintains the
relation between charge and voltage (f (v, q) = 0, the current and the flux relationship
is maintained by the inductor (f (i, Φ) = 0 where v =

dΦ
dt

and Φ = Li), the Memristor

maintains a relationship between load and flux (f (q, Φ) = 0). Memristor device is
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Figure 1.1: The fourth missing fundamental circuit elements [1]
passive component with two-terminals that recently attracted considerable interest
from researchers because of its unique features. The device I/V curve exhibited a
memory behavior and its variable resistance state makes it as a promising device for
future memory and computing systems. The Memristor features such as low power,
non-volatility, and high switching speed offer an alternative solution for traditional
high speed memory. Because of its non-volatile nature, it has no leakage power which
makes it an appropriate candidate for flash memories. In addition to its memory
features, Memristors can also act as logic gate, and this will provide an architectural
solution for future computing systems.

1.1.2

Why Memristor

The computational capabilities of digital computers-based on Metal oxide Semiconductors (CMOS) transistors, have improved exponentially in recent decades mainly
by continuously shrinking the transistor dimension as Moore’s Law predicts [3]. But
since its invention in 1945 the assembly of hardware components into a computers,
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called the Von Neumann architecture, has indeed changed. Mainly because of the
considerable benefit of this type of architecture in terms of modularity of engineering
design, which enables thousands of engineers to build a system without having to
understand all components independently. However, the emergence of the internet of
things placed crucial demands on energy consumption and processing speed for datacentered activities due to an exponential increase in data quantity. The disadvantages
of conventional digital computers are therefore an growing issue [4]. Leakage currents
on a system level become a problem as the channel length and the transistor gate
dielectric thickness reach the limit of scaling. The continuous data transfer between
data processing and memory units on the design level of Von Neumann dramatically
reduces speed and energy performance. Therefore, the output gap between the two
units contributes to significant delay in von Neumann architecture. Enhanced systems
to boost programming skills and performance were introduced. For instance, multicore Graphics Processing Devices (GPUs) and high-performance interconnections are
quite successful attempts to increase parallelism in computers. [4, 5]. Therefore, in
memory computing, the processing at the location where data is stored re-emerges as
an alternative to traditional programming schemes. Memristor is an electronic device
, also called resistance switch whose its internal resistance state conditions depend on
the past of the voltage or current applied to it.
Although the conventional CMOS transisters scaling limitation was extended using FinFET architecture, FinFET is facing significant challenges due to different reasons such as doping damage, restriction in the logic chip design space, limitation of
the electrostatics, and integration challenges [2, 3]. Therefore, substitutes to CMOS
technology are in high demand. There are several alternative technologies, such as
Double-Gate Tunnel FET [4], nanotube programmable devices [5], graphene transistors [6], and Memristor devices [7]. Among those technologies, Memristor devices
are the most promising because of their great scaling ability, long-term data storage,
low-power consumption, and CMOS compatibility [8, 9]. It is believed that these two
terminal devices will play an essential role in the future fabrication of memory and
information processing systems [10, 11].
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Figure 1.2: (a) IMPLY truth table. (b) Schematic of Memristor-based IMPLY logic
gate.

1.2

Memristors Application and design challenges

Memristors attracted researchers interest in different circuit design fields because of
the special features of nanoscale device. Memristor can be used in various applications, such as digital circuit application and analog circuit application domain. Memristors can implement logic which can be applied to in-memory computing schemes
inside the memory. Unlike Von-Neumann architecture where the memory and processing units are separate and there is a constant need for vast quantities of interconnections between these units for constant communication, in-memory computing
systems need not only one platform to implement logic and memory, but also no
linkages are required. Here, we give a brief overview about digital circuits application
to gain a better insight into the following thesis chapters.

1.2.1

Digital Logic Design using Memristor

Several Memristor-based logic methods [16, 17] have been presented in recent years
and Material Implication (IMPLY) logic is one of them [17]. This logic is an only
Memristor-based design method to implement logic gates. The IMPLY logic gate
with Memristor device is illustrated in Fig. 1.2. This design approach suffers from
significant latency due to the sequential process that requires a high number of computational steps to perform a one logic function. Another downside of IMPLY-based
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Figure 1.3: (a) The MRL-based AND gate and the devices resistance evolution. (b)
The MRL-based OR gate and the devices resistance evolution.
logic is the circuitry necessary for READ / WRITE operation. In these design methods, computed operands are memorized and represented by the memristance states
of the Memristors. All Boolean logic functions can be performed with a series of two
Memristors utilizing the IMPLY method. Logic gates, such as OR, NOR, AND, and
NAND gates can be implemented with IMPLY logic gates. An IMPLY Memristorbased logic gate consist of two Memristors and one resistor that is associated with
the two Memristors from upper side and its bottom side associated with ground.
Memrisitive resistance based logic MAGIC logic [18] is another logic design technique. This design requires only one computational step after initialization to perform logic AND. This design method faces enormous challenges when connecting two
or more logic gates. The MRL given in [19] is a hybrid Logic dependent CMOSMemristor, as shown in Fig. 1.3. Unlike MAGIC based and IMPLY Logic, this logic
is based on voltage, and the output is determined according to voltage level. MRL
utilizes CMOS inverter with Memristor to obtain various logic gates. AND and OR
gates can be implemented by pure memrisitive design. NOR and NAND gates are
implemented by applying a CMOS-based inverter gate to the output of memrisitive
OR and AND gates, respectively. In this logic, voltages are considered as logical
states. Low voltage and high voltage denotes logic 0 and 1, respectively. Inputs as
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voltages are applied to terminals Vin1 and Vin2 . This will change the resistance state
of the two Memristors based on the voltage applied to them. The voltage on the
common node of two Memristor device is determined by the voltage divider across
both of the Memristors at the end of the logic operation. As shown in Fig. 1.3, the
circuit schematics for hybrid CMOS Memristor based OR and AND are displayed.

1.2.2

Memristor Design Challenges

Using Memristor device for a variety of applications is promising, however, a wide
range of issues also emerge. Some of these issues are unique . In fact, a robust
Memristor based circuit construction is difficult because of the enhanced convergence
between the analogue and digital signals at different voltages and power rates. In addition, signal degradation and fanout are the very challenging design issue that might
face any Memristor-based logic circuits designer. Fanout takes effect when the current
memorister output has to drive several Memristors. This issue degrades the performance of circuit as the load increases and leads to add more cycles which raises the
over all energy consumption [20]. One of the key obstacles obstructing the discovery
of Memristor-based crossbar circuit design is the occurrence of sneak-paths current
[21]. A sneak path current is an undesired current which flows parallel to the selected
memritor crossbar cells, thus affecting the reading considerably. These issue explained
as an unexpected parallel resistance to a specific cell. Other challenge is the mapping
of large scale circuits. The large scale simulations of the current Memristor models are complicated and in certain situations can not be performed in SPICE-based
systems-level simulations. Nevertheless, the number of Memristor-based applications
in today’s circuit designs has been increasing exponentially. However, the design and
mapping of large-scale Memristor-based applications is a challenging task due to the
lack of comprehensive high-level design tools and simulation platforms. Currently,
circuit design tools like SPICE, (H&LT) SPICE, ICAPS, and Cadence Virtuoso are
not capable of providing designers with comprehensive design and simulation methodologies for Memristors [12].
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1.3

Proposed Solutions

The most challenges that affect Memristor/CMOS based logic design circuits are
fanout and degradation. The compatibility of Memristor device with CMOS increases
logic density and provides an optimal solution to eliminate signal degradation in AND
and OR memristive logic gates. The issue is resolved by adding a CMOS inverter to
achieve the desired logic of NOR and NAND.
Regarding the challenges of mapping Memristor based design circuits, Xie et
al.

[13], presented a method for the automatic mapping of large-scale crossbar

memristive-based Boolean logic circuits. This method involved the use of CMOS
to control and drive the design.

A programmable architecture for a large-scale

neuromorphic-systems-based-memristive crossbar is proposed in [14]. The authors
have proposed a framework for deep learning networks-based on the programming of
spin electronics(spintronic devices). The framework mapping blocks consists of Memristors and transistors to mimic spindle behavior. In the paper presented in [15], the
authors introduced a design methodology for Memristor crossbar architecture-based
image compression. The author primary objective is to perform computational operations in a memristor crossbar and store the row-transformed image data in the
same crossbar memory array. Therefore, the overall area, timing, and power of this
architecture were reduced. The aforementioned methods were implemented based
on memristive crossbars. Such design techniques presented real challenges, including
those related to sneak path current and signal degradation. Moreover, memristive
crossbar circuits require separate circuits to control input signals.
Material implication logic is also implemented to map Memristor-based Boolean
logic [16, 17]. In these works, implication logic was employed to reduce the number of
Memristor devices and operating cycles. However, the use of such methods is limited
only to Boolean function implementation. Moreover, Memristor-based crossbar and
implication logic design methods are not synthesizable using Computer-Aided Design
(CAD) synthesis tools [18]. In addition, above mentioned design methods require
sequential computational steps to achieve a logic gate operation. In such process,
execution of one logic computation requires more than one clock cycle.
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To solve the issue of sneak paths, the technique of gating Memristor crossbar with
CMOS transistor is proposed, but has its own issues. The array width is limited by
the scale of the gating transistors instead of the tiny Memristor cells. Therefore, the
smallest practicable transistor will be used to a void reducing the array density of
the Memristor circuit considerably. In this case small transistors size will increase
current leaking. Therefore the gating strategy decreases the severity of the issue of
the sneak-paths, but does not totally eradicate it. In the other side, the usage of
bigger transistors will reduce the leakage while design density decreases dramatically.
In comparison, the manufacture of high density Memristor/transistor arrays does not
yet look really promising. Another well-known technique for cell gating is the use
of diodes but such a system is not ideal for bipolar Memristor devices. Many other
methods have been suggested in an effort to fix the issue of sneak-paths without the
use of gating technique. Nonetheless, these approaches minimise the intensity of the
issue to varying levels, but do not have a complete healing approach [21].

1.4

Outline of dissertation and summary of contributions

The objectives of this dissertation are to examine Memristor-based digital systems
design and architectures. Several Memristor device models were utilized to design
different efficient Memristor based logic circuits and addressed different Memristor
based digital design issues.
• Chapter 2 proposes a fast, low area and low power hybrid CMOS/Memristor
based LFSR design. As an example a 4-bit Linear Feedback Shift Register
(LFSR) has been implemented by using MRL scheme with 64 CMOS devices and
64 Memristors. The proposed design is more efficient in terms of the area when
compared with CMOS-based LFSR circuits. In this chapter, a Pt/TaOx/Ta
Memristor device model is utilized for simulations in which the Pt/TaOx interface has been considered as a Schottky diode barrier. This physical oriented
model provides the realistic switching kinetics of the device for simulations. The
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proposed LFSR design is evaluated using circuit level Cadence Spectre simulator. The proposed design consumes less area in comparison with CMOS-based
designs. Although this design needs more area in comparison with IMPLYbased memristive LFSR, it is considerably faster.
• Chapter 3 proposes the implementation of memristive 2-D median filter and
extends previously published works on memristive filter design to include this
emerging technology characteristics in image processing. The proposed circuit
was designed based on Pt/TaOx/Ta redox-based device and Memristor Ratioed
Logic (MRL). The proposed filter is designed in Cadence and the memristive median approved tested circuit is translated to Verilog-XL as a behavioral model.
Different 512 × 512pixels input images contain salt and pepper noise with various noise density ratios are applied to the proposed median filter and the design
successfully has substantially removed the noise
• Chapter 4 proposes a fast and efficient area Memristor-only-based shift register, as well as a hybrid CMOS/Memristor-based shift register are proposed.
Specifically, a 4-bit shift register with only 8 Memristor devices and a hybrid
CMOS /Memristor with 64 Memristor devices and 64 CMOS transistors were
implemented and simulated using Cadence Virtuoso. The simulation results
demonstrate the design’s efficient functionality. Compared to the implementation of a CMOS-Memristor based shift register, the implementation of the
proposed design is more efficient when concerning area and speed with respect
to the implementation of the Memristor IMPLY memristive shift register.
• Chapter 5 presents a comprehensive framework for the design and synthesis of
large-scale Memristor-CMOS circuits. This framework provides a synthesis approach that can be applied to all Memristor-based digital logic designs. In particular, it is a proposal for a characterization methodology of Memristor-based
logic cells to generate a standard cell library file for large-scale simulation. The
proposed architecture is based on RRAM and ReRAM redox-based devices and
the MRL design approach. The proposed framework is implemented in the Ca-
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dence Virtuoso schematic-level environment and was verified with Verilog-XL,
MATLAB, and the Electronic Design Automation (EDA) Synopses compiler
after being translated to the behavioral level.
• Chapter 6 proposes a compact, low power design of hybrid Memristor-CMOS
based Finite Impulse Response (FIR) filter, with reasonable performance compared to the CMOS based design. The proposed design has been described
using Verilog High Description Language (HDL) and tested with Cadence design systems, NC-Verilog and Matlab. The simulation results have shown that
the behavioral model of the design can distinguish between all input signals and
passes only signals with the desired frequency. The proposed hybrid MemristorCMOS based FIR is shown to be more efficient in terms of area, consumed power
and delay.
• Chapter 7 presents thesis conclusion and future Work.
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Hybrid Memristor-CMOS Based
Linear Feedback Shift Register
Design

2.1

Introduction

The Complementary Metal-Oxide Semiconductor (CMOS) industry has become closer
to its limitation as referred by Moore’s law, and this is due to the slow growth of physical and technological scale of the CMOS design [1]. The newly developed memristor
guarantees a decent option for replacing traditional CMOS design paradigm because
of its great ability of scaling, long-term data storage, low power and CMOS compatibility property. Applying voltage over memristor results in altering the resistance
of the device and it saves its last resistance state as the applied voltage is removed.
Therefore, by applying a voltage, it can reproduce logic ”1” or ”0” which correspond
to High Resistance State (HRS) and Low Resistance State (LRS) of the device, respectively.
Several memristor-based logic methods [1, 2, 3, 4, 5, 6] have been presented in
recent years and Material Implication (IMPLY) logic is one of them [4, 5, 6]. This
logic is a pure memristor-based method to implement logic gates. This approach
suffers from sequential process that requires a high number of computational steps to
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perform a logic function. Another drawback of the IMPLY-based logic is the required
circuitry for READ/WRITE operation.
MAGIC logic [2] design technique is another memrisitive resistance-based logic.
This design requires only one computational step to perform logic after initialization
procedure. However, this design technique faces enormous challenges when connecting
two or more logic designs together.
The Mmemristor Rratio Logic (MRL) presented in [3] is a hybrid CMOS-memristor
based logic. Unlike MAGIC- and IMPLYbased logic, this logic is a voltage-based logic
and output is determined based on the level of the voltage. This logic is not a sequential logic and the integration of memristor with CMOS results in less physical
area consumption in comparison with conventional CMOS logic.
In this chapter, a 4-bit linear feedback shift register (LFSR) based on hybrid
CMOS-memristor logic is designed and simulated. Comparing the designed 4-bit
memristor-based LFSR with CMOS-based LFSR, the proposed design requires less
area and provides acceptable speed. Furthermore, the proposed LFSR consumes less
power in comparison with CMOS-based design. Rest of this chapter outlined as
follows. Memristor device modeling and characterization are explained in section 2.2.
The MRL logic fundamentals are presented in section 2.3. A 4-bit memristor-based
LFSR is designed using MRL method in section 2.4. Finally, conclusion is presented
in section 2.6.

2.2

Memristor device modelling

Redox-based resistive switches can be utilised in a wide application area starting from
a single transistor to neuromorphic circuits. Profoundly, precise and prescient models
[7, 8] of resistive switching devices are essential to validate the design in the future for
memory and logic designs. In this chapter, a Pt/TaOx/Ta device model [8] is utilized
for simulations in which the Pt/TaOx interface has been considered as a Schottky
diode barrier. This physical oriented model provides the realistic switching kinetics
of the device for simulations. The concentration of the oxygen vacancy is considered
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Figure 2.1: Memristor device I-V curve for Pt/TaOx/Ta VCM device with a bipolar
triangular input voltage of 5 V. The circuit setup is displayed as the inset of the
figure. Also, the Vin input voltage is illustrated as the top left inset in the figure
as a device state variable (N) which affects the electronic resistance of the device. In
addition, ionic current and areal current are included in this model [8]. The average
current passing through the device is represented as a sum of Schottky current and
areal leakage current and it is given as follows,
Itotal = ISchottky + IArea

(2.1)

The areal current is independent from device state variable while the ionic current of
Pt/TaOx/Ta memristor device has a direct impact on the device state variable (N)
which is determined by [8]. Here Zvo , A, Ldisc and E are the amount of charged oxygen
vacancy, the device cross-sectional area of plug/disc, the length of the disc and charge,
respectively. A single memristor device is simulated using Cadence Virtuoso. The
resulting output of uniformity I-V curve for the applied signal is displayed in Fig.2.1.
The applied parameters for the model are defined in Table 2.1. Here, polarity of the
memristor is determined by a thick black bar. As the current flows through the device
from the bar side, the resistance of the device decreases. In case, the current enters
from the non-bar side the device resistance increases.
1
dN
=
.I
(t)
dt
E Zvo A Ldisc ionic

(2.2)
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Table 2.1: PT/TAOX/TA memristor parameters for simulation
Parameters

Nmin
(m−2 )

Nmax
(m−2 )

Ninit
(m−2 )

LDisc
(nm)

C31
(pAm/V )

A
(nm2 )

Value

0.308

5

5

6

3.14

4

Figure 2.2: The hybrid CMOS-memristor based gates (a) OR gate. (b) AND gate.

2.3

Memristor Ratioed Logic Design Technique

MRL utilizes CMOS technology with memristor to obtain various logic gates. AND
and OR gates can be implemented by pure memrisitive design. NOR and NAND gates
are implemented by adding a CMOS-based inverter gate to the output of memrisitive
OR and AND gates, respectively. In this logic method, voltages are considered as
logical states. Low voltage and high voltage represented as logic 0 and 1, respectively.
Voltages are applied to terminals in1 and in2 as illustrated in Fig2.2. Based on the
voltage applied the resistance state of the two memristors will change. As it can be
seen in Fig. 2.2, the circuit schematics for hybrid CMOS memristor based OR and
AND are displayed. The NOR gate has been implemented in Fig. 2.3

2.4

4-bit CMOS-Memristor based LFSR Design

LFSR is considered as a very important unit that is used extensively in BIST designs,
security designs, error correction designs and communication designs. It is a type of
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Figure 2.3: (a) Transistor level schematic of MRL-based NOR gate. (b) Schematic
of MRL-based NOR gate. (c) The simulations of the memristor NOR gate. A, B are
inputs and OUT is logic output.
shift register which is driven by the Exclusive-Or (XOR) of overall shifted register
bits value. Several LFSR circuits was implemented based on the conventional CMOS
design [9, 10, 11] while there are not many reported using a promising memristor
technology [4]. The proposed LFSR is implemented based on four serially connected
D-flip flops and a feedback XOR gate. The circuit schematic for the proposed LFSR
is displayed in Fig. 2.4. Therefore, first step in designing hybrid CMOS-memristor
based LFSR is to design a D-flip flop. In [2] IMPLY-based D-flip flop is designed
with four memristors. In this method the logic operation requires 8 computational
steps without considering initialization step. Here, a circuit schematic in Fig. 2.5 is
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Figure 2.4: Proposed Four bits LFSR circuit.

Figure 2.5: Schematic of Memristor based D-Flipflop.
considered for the implementation of the D-flipflop. The D-flipflop comprises of two
serially connected D-latches with a master and slave structure. This structure is an
edge-triggered which means by arriving a rising edge, the input data is stored in the
master D-latch and when the falling edge arrives the data propagates to slave D-latch.
The D-latch circuit schematic is displayed in Fig. 2.6 (a). It consists of two AND and
two OR gates. The equivalent hybrid CMOS-memristor AND and OR logic gates
are utilized and connected based on the proposed schematic as it can be seen in Fig.
2.6 (b). It has two input terminals ”in” and ”clk” as input. Also, it has two outputs
”out” and out as output and inverted output, respectively. The functionality of the
proposed D-latch has been proven by the simulation results in Fig. 2.7. This D-latch
requires 8 memristors and 6 CMOS devices. Therefore, the D-flipflop comprises of 16
memristors and 16 CMOS devices. The simulation results for the proposed D-flipflop
is displayed in Fig. 2.8 and it proves right functionality of the proposed design.
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Figure 2.6: The circuit schematic of the memristor based D-Latch. (a) DLatch logic
circuit. (b) D-Latch MRL-based circuit.

2.5

Results and comparison

The proposed LFSR design is evaluated using circuit level Cadence Spectre simulator.
The parameters in Table 2.1 are considered for the memristor device Pt/TaOx/Ta
and TSMC 65nm technology is utilized for CMOS devices. Simulation results of
proposed LFSR are shown in Fig. 2.8. As illustrated in Fig. 2.8, all D-flipflops are
shifted the logic outputs and the XOR adjusting the feedback to avoid the case of all
Zeros. The hybrid CMOS-memristor based D-flipflop needs to have an initial pulse to
start functioning. When DFFs initialized to logic 1 and the clock arrives, the LFSR
generates pseudo-random values. The proposed LFSR provides different patterns
when the outputs of the flip-flops are loaded with initial value. The seed value with
all 0s should be avoided since it causes the LFSR makes all 0 patterns. As the LFSR
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Figure 2.7: The simulations of the MRL-based D-Latch.
Table 2.2: comparison between numbers of different cmos based lfsr implementation
designs and proposed design

Design
CMOS
Memristor
Power (µW )

CMOS

CMOS

CMOS

CMOS

This

DLatch

DLatch

DLatch

DLatch

Work

[10]

[11]

[11]

[11]

318

154

81

121

64

0

0

0

0

64

9360

532.34

188

359

94.15

is clocked, it produces different patterns which act as a good pseudorandom pattern
generator. As can be seen in Fig. 2.8, different numbers are generated by the proposed
LFSR. The memristor occupies a small area in size of a via and it is compatible with
CMOS technology. It can be fabricated over the CMOS layer. The proposed LFSR
requires 64 memristors and 64 CMOS. The comparison in terms of number of devices
utilized in the design is presented in Table 2.2. The proposed design consumes less
area in comparison with CMOS-based designs. Although this design needs more area
in comparison with IMPLY-based memristive LFSR [4], it is considerably faster. The
IMPLY-based LFSR requires 55 computational steps due to the sequential nature of
memristor-based IMPLY logic. The proposed hybrid CMOS-memristor based design

22

HYBRID MEMRISTOR-CMOS BASED LINEAR FEEDBACK SHIFT REGISTER DESIGN

Figure 2.8: The simulations of the MRL-based D-Flipflop.
has a delay of 841 ps which is comparable with the conventional CMOSbased LFSR
[10] with 813 ps delay. The delta cursor tool of Cadence Spectre has measured the
delay. The delay is the average for rise time and fall time delay. The rise time
delay is the time difference when the input reaches 10% of its swing and the output
reaches to 90% of its swing. The fall time delay is the time difference between 90% of
swing for input and 10% of swing for the output. Moreover, the proposed design has
reduced the power consumption by 66.5% comparing with the lowest power consumed
design as shown in Table 2.2. The proposed LFSR consumes only 94.15 µ W. The
total power consumed by the proposed design measured by adding passive device to
the design. The total power consumed calculated by measuring the currents passed
through the DC sources and integrated them over time then divided it by clock period
and multiplied it with the source voltage. This circuit consumes a considerable low
power while provide acceptable speed and low area and implementation cost.

2.6

Conclusion

In this chapter, a hybrid CMOS-memristor based LFSR is implemented by the MRL
design method. In the first step, a D-latch is designed using 8 memristors and 6 CMOS
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Figure 2.9: The simulations of the proposed LFSR.
devices. A D-flipflop is implemented with 16 CMOS and 16 memristors subsequently.
The proposed LFSR requires 64 CMOS and 64 memristors. The functionality of
the proposed LFSR was confirmed by simulation. This design shows how important
the significant reduction of power consumption comparing with similar pure CMOS
designs. Moreover, the proposed design uses small numbers of transistors comparing
with conventional CMOS-based LFSR, which means it will occupy small layout area.
In addition, proposed design has a decent computational timing, comparing with
previous IMPLY-based memrisitive LFSR and conventional CMOS based one.
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A Memristive TaOx-based Median
Filter Design for Image
Processing Application.

3.1

Introduction

Recently discovered memristor devices [1] are believed to be a game changer in memory and information processing industry. Within an ever-increasing variety of memristive systems, filtering operation is one of the potential applications. There are few
works focused on utilizing memristor devices in filters [2, 3]. Median filters (MF)
are one of the most well-known non-linear filters in image processing applications to
remove salt and pepper noise in images. Building an efficient median filter with high
performance and low cost is valuable for image processing applications.
In this chapter, we utilized Pt/TaOx /Ta memristor to implement a 2-D median
filter with Memristor Ratioed Logic (MRL) [4]. Unlike the previous memristive filters
[2, 3], the proposed filter is a two dimensional filter. It is a simple rank selection filter
that removes impulse noise by changing the luminance value of the center pixel of
the filtering window with the median of the luminance values of the pixels in its
neighborhood. The proposed memristive median filter is tested for different images
and it substantially removes salt and pepper noise. The performance of the proposed
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Figure 3.1: The median filter operation and algorithm.
filter promises an efficient median filter with lower hardware implementation cost by
using a memristive emerging technology.
The rest of this chapter is structured as follows. A brief introduction about memristive modeling and MRL logic is given in Section II. In Section III, the memristive
2-D median filter design is discussed. The simulation results and comparison with
previous designs are given in Section IV. Finally in section V, conclusions and remarks
are provided.

3.2

Memristor modeling and MRL logic

For simulation, Pt/TaOx /Ta device Verilog-A model presented in [5] is utilized and it
provides realistic switching behavior of the device. The I−V curve of the Pt/TaOx /Ta
device is displayed in Fig. 3.2(a) based on the parameters in Table 3.1. Several
logic designs were proposed by utilizing memristor devices [4, 6, 7]. MRL is a hybrid CMOS/memristor-based logic like mirrored logic [6] while unlike the mentioned
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memristive logic this logic is voltage-based. The compatibility of memristor device
with CMOS increases logic density and provides an optimal solution to eliminates the
signal degradation in AND and OR memristive logic implementation. The issue is
resolved by adding a CMOS inverter to achieve the desired logic of NOR and NAND
[4]. Here, the MRL logic is exploited to implement the proposed circuit design and
two MRL basic AND and OR gates are displayed in Fig. 3.2(b) and Fig. 3.2(c),
respectively.

3.3

Memristive Median Filter Design

Median filtering in two dimension corresponds to replacing the value of each element
by the median of its neighborhood. The neighborhood (Sxy ) is defined as eight surrounding elements. Thus, mathematically for an image g(x, y) the median filtering
operation is given as,
Sxy = median{g(s, t)}

(s, t) ∈ Sxy

(3.1)

The performance of the median filtering is considerably dependent on the sorting
method, which is used to find the median value of the neighborhood pixels. As can
be seen in Fig. 3.1, the proposed memristor-based median filter circuit finds the median pixel value in 3 × 3 window in the image. The basic block of the proposed filter
is a memristor-based 4-bit magnitude comparator and it is implemented based on
memristor-based MRL logic scheme. The outputs of the two 4-bits comparator are
compared again with 2-bit comparator to find the largest pixel value between the two
inputs. The output value of the comparator is connected to the selector of the first
multiplexer to decide which pixel is maximum, and the inverted output value is connected to the second multiplexer to select the minimum pixel. The proposed median
filter consists of seven comparator units and each unit is a 3-input 8-bit memristorbased comparator. Each of these units consists of three memristor-based 2-input 8-bit
magnitude comparator circuit. As can be seen in Fig. 3.3, each of these 2 input 8-bit
comparators implemented with two 4-bit memristor based magnitude comparator to
compare between two pixels (eight bits for each input). The filter implements spatial
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Figure 3.2: (a) The I −V curve of Pt/TaOx /Ta device by applying a triangular voltage
in (-5 V, +5 V) domain and the redox-based memristor model [5] are displayed. (b)
The MRL-based AND gate and the devices resistance evolution. (c) The MRL-based
OR gate and the devices resistance evolution.
Table 3.1: The simulation parameters for Pt/TaOx /Ta device.
Parameters

Value

Parameters

Value

Parameters

Value

Nmin (m−2 )

0.308

Nmax (m−2 )

5

C31 (pAm/V)

6

Ninit (m−2 )

5

LDisc (nm)

4

A(nm2 )

3.14

processing to realize the influenced pixels by the noise. It arranges the noisy pixels by
comparing each individual pixel in 3×3 image windows with its surrounding neighbor
pixels, and it uses 21 comparisons to find the desired values (maximum, minimum
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Figure 3.3: (a) 8-bit comparator circuit schematic. (b) 3-input 8-bit comparator
circuit schematic. (c) The proposed median filter circuit schematic.

Figure 3.4: The Cadence simulation result for the proposed memristive median filter.
and median) among three 8-bits inputs. The proposed filter takes nine inputs and
gives one output which is the median value.

The memristor-based median design

implemented and tested with Cadence design systems at schematic level before translated to Verilog-XL to perform the logic design and simulation test at the functional
level. To confirm the functionality of the proposed memristive median filter a 3 × 3
pixel window is applied as nine input signals to the proposed circuit in Cadence to
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illustrate the sorting performance of the design. The memristive filter output is displayed in Fig. 3.4 and it is successfully selected the median value for different cases.
Fig.3.5 represents the overall organization of the proposed work. We intend to convert
schematic of memristive based median filter into Verilog as a behavioral model which
is capable of removing salt and pepper noise of an input image in a form of hex-array
and sending out the filtered image as an array as well.
Two types of comparisons have been performed in this propose. First, the filtered
pixels are compared directly (array form) with an expected pixels, that we have from
Matlab, using a Verilog test bench which is able to detect any mismatch between the
pixels. Second, the original image is reconstituted from filtered pixels using Matlab,
and then a visual comparison will take place. The design consists mainly of four
main Modules <Module A>, <Module B>, <Module C> and <Module D>. As it can
be seen in Fig. 3.5, <Module A> and <Module D> are designed to load hex-pixels
and write the filtered image pixels in a file, respectively. However, <Module B> is
for buffering, reading addresses, filtering, serially sending out free-noise data. Also,
<Module C> is for generating addresses. Besides that, all these tasks are pipelined
under unique clock signal in order to get higher efficiency in terms of processing time
and power consumption. Various flags are used to synchronize the design process
between Modules. <Module A> loads the pixels, stacks the loaded pixels in a buffer
A, and then sends the pixels serially. <Module B> receives pixels serially, one in each
clock (CLK) cycle, and stores them in a buffer B. Whenever buffer B reaches the
minimum number of pixels to store (number pixel in window 3 × 3), <Module C>
interacts with <Module B> by sending addresses of the actual window for filtering
operation. <Module B> uses these addresses to locate the pixels in buffer B and starts
filtering and sending out the pixels. Finally, <Module D> receives the filtered pixels
serially from <Module B> as well as their corresponding addresses in order to recreate
a new array of free-noise pixels. The design modules organization and flowchart are
displayed in Fig. 3.5.
The median filtering performance relies on the sorting process. There are many
advanced algorithms such as bitonic sorting network, merge sort, heap sort, which
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Figure 3.5: (a) Modules organization of the proposed filter in Verilog-XL. (b) Design
verification flowchart for proposed median filter.
requires a total of 9×(9−1)/2 = 36 comparisons to sort 9 pixels. In [30] as can be seen
in Fig. 3.3, the number of comparisons is reduced to 21. First is the sorting of pixels
in each row, then sorting the pixels in each column and finally is the diagonal sorting.
This procedure needs 3 clock cycles to obtain the median value. This median filtering
algorithm significantly improves the processing speed and considerably improves the
efficiency of image processing.

3.4

Experimental Results

The simulations are done in Cadence with 65 nm CMOS TSMC technology and the
redox-based Verilog-A model [5] for Pt/TaOx /Ta device with parameters in Table
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3.1. The proposed median filter circuit is translated to Verilog-XL and it is tested for
noise removal in images. In this test, three standard designated test 512 × 512 pixels
images (Lena, Bridge and Pepper) with salt and pepper noise with different levels of
noise density ratio starting from 10 % up to 50% are applied to the memristive median
filter. The memristive filter is considerably removed noise from the images. Some
samples of noisy and recovered images from filter can be seen in Fig. 3.6. The quality
of the recovered images was determined using Peak signal to Noise Ratio (PSNR) and
it can be determined by,

PSNR = 10 log10

2552
MSE


.

(3.2)

The parameter MSE is the Mean Square Error (MSE) and it is determined by,
PM PN
2
i=1
j=1 (gi,j − ti,j )
MSE =
.
(3.3)
M ×N
Where gi,j indicates the free noise image, ti,j is the filtered image, M and N are
the image’s column and row number, and the M × N is the number of pixels in the
image. Also, another important parameter for image evaluation is Mean Absolute
Error (MAE) and it can be determined by,
PM PN
MAE =

i=1

(gi,j − ti,j )
.
M ×N
j=1

(3.4)

The visual filtering results, which is obtained from memristor-based median filter after applying 10% up to 50% noise density on Lena, Bridge and Pepper images are
represented in Fig. 3.7 and they are compared with the performance of six implemented adaptive median filter algorithms: Improved Adaptive Median Filters (CWM)
[9], Nearest Neighborhood-based Adaptive center weighted Median Filtering technique (NNAM) [10], Adaptive length Median Filter (AMF) [11], Simple Adaptive
Median Filter (SAMF) [12], Cluster-Based Adaptive Fuzzy Switching Median Filter
(CAFS) [13] and Efficient Median Filter (EMF) [14]. From the comparisons, the
proposed design demonstrates experimentally better PSNR results comparing with
AMF. Moreover, it shows better denoising performance for high noise density in Lena
image comparing with CWM. Furthermore, the performance of the proposed design

34

A MEMRISTIVE TAOX -BASED MEDIAN FILTER DESIGN FOR IMAGE PROCESSING APPLICATION.

(a)

(b)

(c)

(d)

(e)

(f)

Figure 3.6: Performance of designed filter for Lena, Bridge and Pepper 512 × 512
images contains salt and pepper noise with different noise density ratios. (a) Lena
with 30 % noise. (a) Bridge with 20 % noise. (c) Pepper with 10 % noise. (d) Filtered
Lena image. (e) Filtered Bridge image. (f) Filtered Pepper image.
in denoising the bridge image has the highest PSNR value among the three design
algorithms AMF, CWM, and NNAM. The proposed design shows acceptable MAE
results comparing with SAMF, EMF and CAFS.

3.5

Conclusion

In this chapter, a memristive median filter was designed with Pt/TaOx /Ta device
and it was verified and tested in Cadence environment, Verilog-XL and Matlab. The
performance for restoring original images Lena, Bridge and Pepper from corrupted
ones with 10% upto 50% random-valued impulse noise shows better PSNR results
comparing with AMF and better denoising performance comparing with CWM algorithm for Lena image. Furthermore, it has comparable MAE results comparing
with SAMF, EMF, and CAFS. Due to the high density offers by utilizing hybrid
CMOS/Memristor-based design and promising results in restoration of the noisy images, the proposed memristive median filter design can be an alternative hardware to
be applied in future image processing applications.
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(a)

(b)

(c)

(d)

Figure 3.7: Comparison of proposed design performance with other adaptive median
filter designs. (a) PSNR comparison for Lena image. (b) PSNR comparison for Bridge
image (c) MAE comparison for Lena image. (d) MAE comparison for Pepper image.
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Low Power Memristor-Based
Shift Register Design

4.1

Introduction

the context of current system design, scientific researchers have widely examined the
use of memristor devices since Leon Chua first presented them [1]. The outstanding
features of memristors are their ability to save information, their high-density, and
the fact that they consume less space than the alternatives [2]. Most memristor
research has therefore been focused on memristor-based memory applications, such
as memristor crossbar arrays [3]. However, recent studies have demonstrated that
memristors can also be utilized to implement different Boolean functions. Moreover,
memristors can be used in analog circuit design [4], neural networks [5], and hybrid
memristor/CMOS circuits [6, 7]. In this chapter, the design of a memristor-only-based
shift register and a hybrid memristor/CMOS-based shift register are proposed. In the
implementation of a memristor-only-based shift register, few devices are utilized and
the logic output is represented by the memristance state of the device. In the hybrid
implementation, on the contrary, the logic output is represented by voltage alone.
The rest of this chapter is arranged as follows. A brief about memristor devices
and their applications in logic design is given in Section 4.2 . Section 4.3 includes
information about the implementation of a 4-bit memristor-only shift register and
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Figure 4.1: (a) Schematic of a two-input IMPLY gate. (b) Schematic of AND based
MAGIC gate. (c) Schematic of an AND and OR logic gates. Polarity of memristor
devices is the only difference between the two logic gates design.
implementation of a 4-bit CMOS-memristor based shift register. Section 4.4 contains
the comparison and evaluation, and finally, Section 4.5 concludes this chapter.

4.2

Memristor Device and Logic Design Approach

A memristor can be defined as a passive device that has two-terminals with variable
resistance that are serially connected. Changes in resistance due to the charge flow
in a memristor are known as memristance. Changes in memristance depend on the
last resistance state of the memristor, and that is why memristors are considered to
be non-volatile devices.

4.2.1

Memristor Only Logic Design

IMPLY, memristor-based logic in crossbars, [8] and MAGIC [9] design are the most
widely used methods in memristive-based logic design. In these design methods,
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Figure 4.2: Schematic of memristive Flip Flops.
computed operands are memorized and represented by the memristance states of
the memristors. All Boolean logic functions can be performed with a series of two
memristors utilizing the IMPLY method [10]. Logic gates, such as OR, NOR, AND,
and NAND gates can be implemented with IMPLY logic gates. An IMPLY memristorbased logic gate consist of two memristors and one resistor that is associated with
the two memristors from upper side and the its bottom side associated with ground,
as demonstrated in Fig. 4.1 (a). The gate produces desired results when different
voltages levels of VCON D and VSET are applied and a proper value for Rg resistor is
chosen to be between RON < Rg < ROF F . The main point of the implementation
of this logic is to use the non-volatile feature of memristors. The computation logic
in IMPLY is defined by the memristence of two memristors, A and B. Logic ”0” is
represented by the low resistance state(LRS) of the memristor (RON ) and logic ”1”
is represented by a High Resistance State (HRS) ROF F . In the MAGIC logic design
approach, the structural features that distinguish this approach from IMPLY are that,
it utilizes less hardware in its crossbar implementation (no resistors are used) than
IMPLY logic and requires fewer voltage sources [11]. Moreover, the output results
are copied to a separate memristor as illustrated in Fig. 4.1 (b), unlike with IMPLY
logic, where one of two input memristors is used to store the output.

4.2.2

Hybrid CMOS/Memristor Logic Design

MRL is one of the most commonly used hybrid CMOS/ memristor-based logic design
approaches [6]. In this design approach, the logic outputs are represented by voltages,
unlike MAGIC and IMPLY approaches, which are memristance based. The ability
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to connect memristors to CMOS inverters provides high circuit density due to the
ability to build memristors in between different metal layers [12] to reduce the effect
of signal degradation. MRL logic gates can be simply designed using a hybrid CMOS
memristor approach. The schematic designs of AND and OR gates are shown in Fig.
4.1(c). Both AND and OR logic gates are comprised of two memristors with opposite
polarity connected in series [6]. The only difference is the memristors’ device polarity
where the inputs are applied.

4.3

Shift Register Designs

4.3.1

4-BIT memristor only-based shift register design

This section proposes a memristor-based 4-bit shift register. The idea is to design a
FF that is the core component of a shift register. A FF was implemented by serially
connecting two memristors, as shown in Fig. 4.2. The first memristor M1 saves data
inputs and act as a master, where the second one M2 saves the received data from
the master unit and act as slave. The working principle of this architecture is the
following:
1. M1 is the data input memristor device and M2 is the data output memristor.
2. Vin is the applied voltage to M1 while M2 is grounded. Vin is chosen to be twice
of the threshold voltage (Vth ) of the memristors. The general formula for the
voltage drop at M2 is shown in Equation 4.4
VM2 =

RM2
× Vin
RM2 + RM1

(4.1)

where VM2 is the voltage at M2 , RM2 is the resistance state of M2 , which in
our case, is always ROF F , and RM1 is the resistance state of M1 . based on the
memristance of RM1 there are two cases.
• Case1 :if RM1 = ROF F then:
VM2 =

Vin
2Vth
=
= Vth
2
2

(4.2)
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Figure 4.3: (a) Schematic of proposed shift register. (b) Memristance switching of
one memristor device
In this case1, M2 does not change and stays at ROF F
• Case2 :if RM1 = RON then:
VM2 =

ROF F
× Vin
ROF F + RON

(4.3)

In this case2, memristance of M2 starts changing and stops when the M1 data is
copied to M2 . Therefore, the M2 changes to LRS. Fig. 4.3 shows four memristive FFs
which are cascaded with each other to build a shift register. The design procedure
is as follows: The first step in this design is loading the data into first FF that is
considered to be shifted to the first memristor in the second FF(M3 ). The Datain in
Fig. 4.3(a) is utilized for loading data to be shifted into the first FF. This achieved
by applying positive voltage to the first memristor(M1 ) which set to be always on
LRS (RON ). As shown in Table 4.1, the voltage sequences for computational steps
are designed the way that in each step moves each bit to the right by one. Large
enough input voltage is chosen to enable the memristors resistance state to switch
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Figure 4.4: Hybrid CMOS-memristor based DFF design. Schematic of proposed
D-Flipflop
from high to low and vice versa, as shown Fig. 4.3 (b). As stated in Eq. 4.2 and
Eq.4.3 of FF, the first step in shifting mechanism of the designed register is loading
data by applying voltage from Datain to copy the LRS (”0” )in M1 to M2 . Then the
shifting from first FF to second one is started when the voltage V1 is applied. Here,
the voltage at M3 is calculated as the follows:
VM 3 =

RM3
× V1
RM3 + RM2

(4.4)

Subsequently, the memristance at M3 changes to RON (”0”). After shifting the data
to the second FF, voltage V2 is applied to copy the data from M3 into M4 in the second
FF. This process requires 8 computational steps to perform 4-bit shifting. This is a
memristor-only design where each FF requires two memristors and two clock cycles to
complete the shifting process of 1-bit of data. The voltage controller that exhibited in
Fig. 4.3 (a) is implemented using HDL (Hardware Description Language) synthesis
tools to control input voltages. The voltage controller is compiled in the Synopsys
Design tool and it has a total area of 168 µm and power consumption of 17.9 µW .
The control voltages V1 , V2 and V3 have two functions . First function is used to
shift data from one FF to another and secondarily to reset the memristance of the
memristors after shifting their data to its initial state HRS (ROF F ). For instance, V1
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Table 4.1: Voltage sequencing for computational steps of the Proposed shift Register.
M1 to M8 indicate the memristance state of the design memristors, and Z means high
impedance
Step

1

2

3

4

5

6

7

8

9

V1

1

0

V2

Z

1

Z

1

0

0

Z

1

Z

1

0

Z

0

Z

1

V3

0

Z

1

0

0

Z

1

0

Z

M1

RON

ROF F

ROF F

1

ROF F

ROF F

ROF F

ROF F

ROF F

ROF F

M2
M3

ROF F

RON

ROF F

ROF F

ROF F

ROF F

ROF F

ROF F

ROF F

ROF F

ROF F

RON

ROF F

ROF F

ROF F

ROF F

ROF F

M4

ROF F

ROF F

ROF F

ROF F

RON

ROF F

ROF F

ROF F

ROF F

M5

ROF F

ROF F

ROF F

ROF F

ROF F

RON

ROF F

ROF F

ROF F

ROF F

M6

ROF F

ROF F

ROF F

ROF F

ROF F

RON

ROF F

ROF F

ROF F

M7

ROF F

ROF F

ROF F

ROF F

ROF F

ROF F

RON

ROF F

ROF F

M8

ROF F

ROF F

ROF F

ROF F

ROF F

ROF F

ROF F

RON

ROF F

is utilized to shift data from M2 to M3 and at the same time it resets the memristance
in M1 to become ROF F .

4.3.2

4-bit CMOS-memristor based shift registers design

In this section, a shift register is a hybrid CMOS/memristor sequential logic circuit,
designed based on hybrid memristor D flip-flops (DFF) that are serially cascaded and
driven by the same clock. Memristor-based DFF is the main part of this proposal,
and its schematic design is displayed in Fig. 4.4. The DFF consists of two D-latches
with a serially-connected master and slave structure. The implementation of the Dlatch requires 8 memristors and 6 MOSFETs and the DFF, therefore, includes 14
MOSFETs and 16 memristors.

4.4

Comparison and Evaluation

The implementation of the proposed shift registers was assessed in the Cadence Spectrum Environment. The Voltage Threshold Adaptive Memristor (V T EAM ) model
[13] was utilized for the simulation of the memristor-only-based shift register, and the
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Figure 4.5: The simulation results of the proposed MRL shift register
P t/T aOx/T a memristor device [14] was used for MRL-based shift register simulation. The results of the proposed memristor-only shift register simulation are shown
in Fig. 4.5. The memristor-only register requires 8 memristors while the MRL-based
shift register requires 64 memristors and 64 CMOS transistors. The proposed model
utilizes only 2 memristor to design the FF while the memristor-based Linear Feedback
Shift Register Based on Material Implication Logic only utilizes 4 memristors. Moreover, the proposed memristor-only design achieved better speed than a linear-feedback
shift register presented in [15], especially because it required only 8 computational
steps to accomplish the 4-bit shifting operation while the method in [15] requires 55
computational steps. A comparative analysis of the memristor-only shift register design with a state-of-the-art designs is presented in Table 4.2. The power consumption
of the proposed memristor-only shift register is reduced by 30.85% when comparing
the lowest power consumed, as presented in Table 4.2. The total dynamic power
consumed in the proposed memristor-only shift design is 83.85 µW . This power consumption was measured with the presence of a voltages controller circuit. In the low
power shift register design publised in [16], the power consumed is 231.47 µW , while
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the design in [17] only consumed 114.43 µW . In addition, the design presented in
[18] consumed 570 µW .
Monte Carlo simulation results:
process variation for utilized technology node in this proposal is important, to
know the amount of variation that cells based memristor devices can tolerate without
any fanout and degradation in power and delay. The Table 4.3 shows the statistical
analysis including process and mismatch effects on CMOS inverter and memristor
based logic gates used in memristor/CMOS shift register. The technology node 65nm
were utilized to apply statistical spectre simulation to determine process variation
on power consumption and delay for proposal characterized memristor based logic
cells. The power variation results, using Cadence Analog Statistical Analysis for
memristor only shift register and memristor/CMOS-based shift register are presented
respectively, as shown shown in Fig. 4.6 (a) and (b).

4.5

Conclusion

In this chapter, a memristor-based shift register and memristor/CMOS-based shift
register were designed and implemented. In the first design, the master and slave
DFF was designed with only 2 memristors. In addition, by using an MRL design
approach, a D-latch was implemented as a second step by utilizing eight memristors
and six CMOS devices. Thus, a DFF was subsequently designed with 14 CMOS
devices and 16 memristors. The proposed memristor-only-based shift register requires
8 memristors while the memristor/CMOS-based shift register demanded 64 memristor
and an equivalent number of CMOS devices. Monte Carlo circuit simulations have
been used to identify the power deviation of memrristor cells utilized in both proposed
design. A simulation confirmed the functionality of both proposals and exhibited
acceptable process variation . The proposed memristor-only design occupies a small
area, utilizes fewer devices, and is faster than the IMPLY-based shift register [15] and
conventional CMOS-based design. Moreover, only the memristor shift register has
lower power consumption than state of-the-art designs.
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Figure 4.6: Analytical Monte Carlo Simulation of the power consumption for proposed
designs (a) memristor based MRL shift register. (b)memristor only shift register
Table 4.2: Performance comparison of memristor only shift register and shift registers
using cmos technology
Design

Freq.(M Hz)

Operating voltage (V )

Power(µW )

LPSR [16]

50

2.5

231.47

HSSR [17]

62.5

1

114.43

PTLCP [18]

100

2

570

Only Memristor proposal

60

2

83.85

Only Memristor proposal

60

1

41.92

Only Memristor proposal

50

2.5

109.17

Only Memristor proposal

100

2

160.15

Proposed MRL shift register

60

3.8

87.70

Proposed MRL shift register

100

3.8

200.35

Table 4.3: The power consumption and delay of memristor based logic gates including
the effects of process variation for 65nm technology
65nm
Gate

P(µW )

Tr (P s)

Tf (P s)

Mean

SD

Mean

SD

Mean

SD

Inverter

4.403

0.21

112.67

1.12

20.67

1.12

AND2X1

12.423

1.22

36.48

8.66

35.47

4.42

NOR2X1

26.20

1.51

411.40

2.62

150.30

2.29
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Characterizing a Standard Cell
Library for Large Scale Design of
Memristive based Signal
Processing

5.1

Introduction

Although the conventional CMOS technology scaling limitation was extended using
FinFET architecture, FinFET is facing significant challenges due to different reasons such as doping damage, restriction in the logic chip design space, limitation of
the electrostatics, and integration challenges [2, 3]. Therefore, substitutes to CMOS
technology are in high demand. There are several alternative technologies, such as
Double-Gate Tunnel FET [4], nanotube programmable devices [5], graphene transistors [6], and memristor devices[7]. Among those technologies, memristor devices
are the most promising because of their great scaling ability, long-term data storage,
low-power consumption, and CMOS compatibility [8, 9]. It is believed that these two
terminal devices will play an essential role in the future fabrication of memory and
information processing systems [10, 11]. Nevertheless, the number of memristor-based
applications in today’s circuit designs has been increasing exponentially. However,
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the design and mapping of large-scale memristor-based applications is a challenging task due to the lack of comprehensive high-level design tools and simulation
platforms. Currently, circuit design tools like SPICE, (H&LT) SPICE, ICAPS, and
Cadence Virtuoso are not capable of providing designers with comprehensive design
and simulation methodologies for memristors [12].
Xie et al. [13], presented a method for the automatic mapping of large-scale
crossbar memristive-based Boolean logic circuits. This method involved the use of
CMOS to control and drive the design. A programmable architecture for a large-scale
neuromorphic-systems-based-memristive crossbar is proposed in [14]. The authors
have proposed a framework for deep learning networks-based on the programming
of spin electronics(spintronic devices). The framework mapping blocks consists of
memristors and transistors to mimic spindle behavior. In the paper presented in [15],
the authors introduced a design methodology for memristor crossbar architecturebased image compression. The author primary objective is to perform computational
operations in a memristive crossbar and store the row-transformed image data in the
same crossbar memory array. Therefore, the overall area, timing, and power of this
architecture were reduced. The aforementioned methods were implemented based
on memristive crossbars. Such design techniques presented real challenges, including
those related to sneak path current and signal degradation. Moreover, memristive
crossbar circuits require separate circuits to control input signals.
Material implication logic is also implemented to map memristor-based Boolean
logic [16, 17]. In these works, implication logic was employed to reduce the number of
memristor devices and operating cycles. However, the use of such methods is limited
only to Boolean function implementation. Moreover, memristor-based crossbar and
implication logic design methods are not synthesizable using Computer-Aided Design
(CAD) synthesis tools [18]. In addition, above mentioned design methods require
sequential computational steps to achieve a logic gate operation . In such process,
execution of one logic computation requires more than one clock cycle.
Considering these challenges, a hybrid memristor/CMOS logic design is the most
applicable method because it is CMOS compatible, delivers an optimal solution to
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Table 5.1: The simulation parameters for ReRAM and RRAM devices
ReRAM PT/TAOx/TA Device [14]
Parameters
Value

Nmin (m−2 )

Nmax (m−2 )

Ninit (m−2 )

C31 (pAm/V )

A(nm2 )

LDisc (nm)

0.308

5

5

6

3.14

4

RRAM Device [21]
Parameters
Value

I0 (A)

go (nm)

gmax (nm)

gmin (nm)

L(nm2 )

v0 (m/s)

6.14(e−5 )

2.75(e−10 )

6(e−12 )

3.14(e−14 )

5

150

eliminating signal degradation, and can be synthesized and mapped using CAD tools.
However, it is impractical to manually design memristor-based large-scale circuits
using currently-available methods due to design complexity and the limited number
of memristors and transistors that CAD tools support [19].
In this chapter, a comprehensive automatic framework for the design and synthesis of large-scale memristor-CMOS circuits is proposed. This framework provides a
synthesis approach that can be applied to all memristor-based Boolean logic designs.
In particular, MATLAB, a high definition language (HDL) simulator, the Cadence
Virtuoso environment, and Synopses software were utilized to implement parallel 8bit adder/subtractor and 2D memristive based median filter. The filter was manually
implemented on the Cadence Virtuoso schematic level and previously published in
[7].
The rest of this chapter is organized as follows. A brief about choosing a proper
memristor model is given in Section 5.2. Section 5.3 contains a description of cell
library characterization. Section 5.4 contains a discussion of the CAD tools used
for the automatic implementation of the proposal, case study and discussion of the
proposed simulation results. Finally, Section 5.5 concludes this chapter.
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Figure 5.1: Memristor device I-V curve for ReRAM Pt/TaOx/Ta VCM device with
a bipolar triangular input voltage of 5 V [14]

5.2
5.2.1

Memristor based-logic design
Memristor Modeling

For circuit testing and simulation, both Verilog-A models of RRAM that were presented in [21] and the ReRAM device that was presented in [14] were utilized to
obtain the desired logic behavior for the proposed design. The accuracy levels of
both memristive models provide the realistic required switching behavior. Both are
simulated using the Verilog-A model in the Cadence Virtuoso environment. Due to
the lack of real physical memristor device layout tools, it is important to choose an
accurate memristor model [21] that simplifies the implementation of memristor-based
applications and study cases for the creation of reliable simulations.
RRAM and ReRAM devices were simulated based on the parameters shown in Table 5.1. In this proposal, two factors were considered when differentiating and choosing between RRAM and ReRAM (Pt/TaOx/Ta) devices to implement memristorbased logic gates at the behavioral level. The first factor is device size and resistive
layer: Both devices were designed based on small size of metal oxides that consume
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Figure 5.2: (a) MRL-based AND gate and its resistance progression. (b) MRL-based
OR gate and its resistance progression.
less power. Small devices consume less power than large ones [22]. Therefore, the
RRAM device is preferred due to its small size, which is < 10 nm, while the size
of the ReRAM device is 11 nm. In addition, as seen in in equation 5.1, the size of
the metal has a direct effect on the capacitance of the device, which has a significant
impact on the power dissipation and delay performance of the circuit
P = CL V 2 f

(5.1)

where CL ,V , and f are load capacitance, voltage amplitude and frequency, respectively. The second factor is the amplitude of the input voltage. It is important
to utilize an appropriate supply voltage to obtain low-power consumption and ensure high performance. Although having low voltage leads to significant increases in
propagation delay, it significantly decreases power consumption. Thus, the RRAM
device only has 2 V of input voltage supply, which is low compared to the ReRAM
(Pt/TaOx/Ta) device, which has 4 V as shown in its I-V curve in Fig. 5.1.

5.2.2

Logic Design Approach

Memristor ratioed logic(MRL) is a hybrid CMOS-memristor-based logic [6]. It is
a voltage-based design approach, unlike MAD [24] and Mirrored [25] logics, which
are memristive-based. The compatibility of memristor devices with CMOS increases
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circuit density and offers the best way to eliminate signal degradation in memristor
logic of AND and OR gates. The CMOS inverter is added to the output of memristorbased OR and AND gates to achieve the desired NOR and NAND logic [26]. In MRL
the voltage is perceived as logical states, high and low voltages, indicates logic ”1”
and ”0” respectively. As shown in Fig. 5.2 (a) and (b), MRL AND and OR gate
design structures. The voltages inputs Vin1 and Vin2 are applied to both memristors
terminals that connected in parallel, and each memristor’s set end is attached to the
output terminal. In the test of AND gate circuit, if high voltage ”1” and low voltage
”0” are applied to terminals Vin1 and Vin2 respectively, then Vout can be Determined
as:
Vout =

Rof f
Vhigh ∼
= Vhigh
Rof f + Ron

(5.2)

and when if low voltage ”0” applied to both inputs terminals then the Vout can be
calculated as:
Vout =

Ron
Vhigh ∼
= 0
Ron + Rof f

(5.3)

MRL logic design approach was exploited to implement the proposed circuit designs.

5.3

Synthesis methodology and implementation

Creating a memristor-based standard cell library is essential to exploring the potential of memristors in digital design using available CMOS synthesis tools. Using
such tools requires an accurate cell characterization method for memristor-based logic
gates. Synthesis tools involve the use of characterized gates library files to facilitate
logic optimization, enhance design speed, and determine the area, timing, and power
consumption. The characterization process for any memristor-CMOS cells can be
described as follows:
Input/Output Capacitance : The measured capacitance values at each cell
pin is the main factor used to estimate dynamic power and delay using synthesis
tools. Input capacitance is calculated by measuring the charge flows into or out of
each cell pin divided by the magnitude of the power supply. It can be mathematically
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formulated as follows:
Cpin

1
=
V dd

Z

t2

i(t)dt

(5.4)

t1

where i(t) is the current flow into the pin and Cpin is the pin capacitance, measured
as the amount of charge passing through the pin at the input voltage (rising swing
from 0 to VDD and from VDD to 0) divided by the voltage supply. In the memristor
based logic cells characterization method, the characterizing simulation utilizing a net
of inverters as standard capacitive load which serially connected to the output pin of
cell under characterization.
Power Measurement:The logic transition of cells input pins which are deployed
in the proposed method consumes energy. The value of energy consumed by the
proposed circuit was measured by calculating the current passing through the zeroDC source that was connected to the VDD. Then the consumed current integrated
over each time transition using the Cadence Virtuoso calculator. The library table
of each cell in the proposed design only contains energy values measured in joules,
and the rest of the power consumption calculation was accomplished by the Synopsys
synthesis compiler. The only measured power consumption in this method is dynamic
power, which is mathematically described as follows:
2
PDynamic = α C VDD
f

(5.5)

where α, C, VDD and f are the switching activity factor, capacitance, voltage source,
and operating frequency, respectively
Delay Measurement: The non-linear delay simulation method was utilized to
measure the propagation delay. With fan-out consideration, the delay measurement
depends on transition time at the cell input pin and the capacitance of output pin.
The specified slew threshold for the cell is set to be between 30%-70% of the power
supply magnitude. In addition, it was defined as the time the signal rises from 30%
to the 70% and fall from 70% to 30% of its VDD.
Area Estimation: As illustrated in [27] and [28] the memristor device can be
fabricated on the top of the CMOS transistors. Therefore, the area was estimated
depending on the size of the inverters utilized in each cell.
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Figure 5.3: Flow chart displaying design flow based on Synopsys EDA tool for proposed framework
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Figure 5.4: The memristor-based adder/subtractor.

(a) 8-bit Adder/subtractor

schematic circuit. (b) Implemented Memristor-based 1-bit Adder/Subtractor
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Figure 5.5:

Simulation results of memristor-based 1bit adder and 1bit

adder/subtractor. (a) MRL-based 1bit adder simulation results. (b) The simulations of the MRL-based 1bit adder/subtractor
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5.4
5.4.1

Memristor based-logic design
Memristor Modeling

In the first step, the behavioral functions of the implemented cells at the schematic
level were described using Verilog HDL and simulated using the Cadence NC-VerilogXL simulator. The Verilog language can be used to read/write files from a storage
environment. This feature makes it possible to design a test bench to read data from
a storage device, generate stimulus signals for the Verilog test module, and write
the results to a storage device. In the proposed framework, the signal processing
applications require MATLAB encoder and decoder. Matlab function is needed to
convert input signals into the form of hex arrays because Verilog only reads and writes
ASCII character files, and then other Matlab function is used to import the processed
data encoded by Verilog test bench to reconstruct it. In the second step, as shown
in Fig. 5.3(a), after testing the design at the behavioral level, the implemented RTL
was synthesized to the gate netlist level with the aid of a Synopsys Design Vision
compiler. The design compiler uses a standard library that contains all information
about the characteristics of logic cells to generate the final CMOS-based gate netlist
file.
In the third step, the generated CMOS gate netlist was carefully inspected to
realize the logic cells used to build the CMOS-based design. After the logic cells are
produced by the Synopsys synthesis compiler, equivalent memristor-based logic gates
are implemented at the schematic level, tested, and characterized using the MRL
design method. Hence, at this stage of the design, the characterization process for
memristor-based logic cells was obtained to build a standard memristor-based library
for the Synopsys synthesis compiler, as presented in Fig. 5.3(b).
The most important characterized cells involved in the proposal are AND, NAND,
OR, NOR, multiplexer, and other defined Boolean function circuits, as shown in Table
5.2. The built library provides a synthesis tool with information about cell logic
function, area, input/output capacitance, delay, and power consumption.
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5.4.2

Case Study 1

In this section, a memristor-based parallel 8-bit adder/subtractor is designed and analyzed using the proposed framework. It was implemented at both the schematic and
behavioral levels. In other words, the implementation was done to establish and validate the design of the adder/subtractor at the schematic level using a Cadence Spice
Spectre simulator, NC-Verilog at the behavioral level, and Synopsys Synthesis tools
using Design Vision at the synthesis level. As part of the design, the adder/subtractor
was chosen to clarify the proposed framework, design, and simulation. The following
is a brief description of the framework.
The memristor-based 8-bit adder/subtractor was implemented with seven cascaded combinations of 1-bit memristor-based full adders. The schematic design of
the adder/subtractor circuit is exhibited in Fig. 5.4 (a). The 1-bit memristor-based
full adder logic circuit consists of two memristor-based AND gates, one memristorbased OR gate, and two memristor-based XOR gates, as shown in Fig. 5.4 (b).
The functionality of the designed adder/subtractor was proven by the simulation
results in Fig. 5.5. As illustrated in Fig. 5.4 (a), the Sel line acts as a control signal
to decide whether to use the adder or subtractor circuit modes. When Sel = 1, the
Sel line acts as carry-in (Cin). Thus, all inputs of B will be reversed and 1 will be
added to the LSB to determine the 2’s complement. In addition, when Sel = 0, B
XOR 0 will always produce B. Therefore, A and B will be added.
The adder/subtractor verilog description was verified in the Cadence NC-Verilog
simulator, and the Synopsys compiler synthesis RTL description and then converts
synthesized description to optimized gate-level. The produced gates file consists of
several logic cells some of which are listed in Table 5.2. The characterization procedure
for this proposed design was implemented at the schematic level by utilizing Cadence
spice Spectre. This characterization process provides the required information for the
memristor-based library that has been used by the Synopsys synthesis compiler to
estimate the design area, delay, and power consumption. This information represented
the design logic function and area. It also includes measurements of the design’s
input/output capacitance, delay, and power consumption. All this information was
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Table 5.2: list of logic cells involved in the design of adder/subtractor
INVX

NOR3X1

NAND2X1

AOI21X1

XNOR2X1

XOR2X1

MXI2X1

NOR2X1

OR2X1

AND2X1

Cells

logical inversion of single input

logical NOR of three inputs

logical NAND of two inputs

logical inverted OR of one AND gate and an additional input

logic exclusive NOR for two inputs

logic exclusive OR for two inputs

2 inputs multiplexer with inverted output

logical NOR

logic OR for two inputs

logic AND for two inputs

Description

Z=A

Z = (A + B + C)

Z = (A.B)

Z = (A0 .A1 ) + B0

Z = (A ⊕ B) + (A⊕ B)

Z = (A ⊕ B) + (A⊕ B)

Z = (S.B) + (S.B)

Z = (A + B)

Z =A+B

Z = (A.B)

Equation

1

2

1

1

4

5

2

1

0

0

MOSFET

0

4

2

4

8

8

6

2

2

2

Memristors
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generated from the simulation of memristor-based cells at the schematic level.

5.4.3

Case Study 2

In this case study, the proposed framework was applied to implement a memristorbased median filter which was manually implemented and tested only at the Cadence
Virtuoso schematic level and previously published in [7]. Image processing is very
useful and has been extensively used in the areas of medicine, film and video production, photography, remote sensing, military target analysis, and manufacturing
automation and control [29] [38] [30]. These applications usually require bright and
clear images or pictures. Hence, corrupted or degraded images need to be processed
to improve human interpretation, enhance visual pictorial information, and modify the data structure used for image representation to optimize it for data storage,
transmission, or other representations for autonomous machine perception.
The main goal of any enhancement method is to obtain a more suitable result
compared to the original. Digital images are represented as 2D arrays of numbers,
where the value of each entry corresponds to the greyscale value of a pixel, ranging
between 0 and 255 (255 being white). Thus, image enhancement techniques are
transformed into 2D filtering operations. The 2D median filter replaces the value of
each element based on the median value of its neighbor. The Sxy is a neighborhood
concept with eight elements immediately surrounding the median element. Thus,
the mathematical representation of an image g(x;y) in the median filtering process is
described as follows:
Sxy = median{g(s,t) }

(s, t) ∈ Sxy

(5.6)

The implementation of a memristor-based median filter has two phases. The first
phase is the schematic level implementation. At this stage, the median filter is manually designed and a 3 × 3 window is applied to verify the functionality of the proposal.
In the second phase, due to the high design complexity, automated synthesis tools
are required to make reliable and accurate simulations. Therefore, using a standard
memristor cells library is essential to improving the accuracy of synthesis tools when
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Figure 5.6: Proposed memristor based median filter sorting circuit
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Figure 5.7: Proposed memristive median simulation detection in 3 × 3 window
they estimate power, area, and delay. Thus, the memristor cells involved in schematic
implementation are characterized to create a memristor-based standard cell library.
Schematic Level Implementation : The sorting mechanism in this technique
is to find median pixel from the surrounding neighborhood pixels. The execution
steps of memristive median circuit detects the median pixel in a 3 × 3 window, and
the simulation results for the circuit are shown in Fig. 5.7. This design was implemented using seven three-input 8-bit memristor-based comparators. Each of these
comparators consists of three memristor-based two-input 8-bit magnitude comparators.
The 2 input 8-bit comparators were implemented as illustrated in Fig. 5.6, with
two 4-bit memristor-based magnitude comparators to compare between two pixels
(eight bits for each input). The schematic of this comparator is displayed in Fig. 5.8,
and it was implemented based on a memristor-based MRL logic structure as shown in
Fig. 5.9. The outputs of the two 4-bit comparators were compared again with those
of the 2-bit comparator to find the largest pixel value between the two inputs. Then
only one output value from the 2-bit comparator is split between two multiplexers
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Figure 5.8: Schematic view of the implemented 4-bit memristor-based magnitude
comparator.

Figure 5.9: Implemented memristor-based 4-bit magnitude comparator.
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and the other output is connected to the selector of the first multiplexer to decide
which pixel has the maximum value, and the same output is inverted and connected
to the second multiplexer to select the pixel with the minimum value.
The proposed filter proceeds nine inputs and determines the median value among
them. This proposed architecture of the memristor-based median filter design was
implemented and tested with Cadence Virtuoso environment at the schematic level
using the memristor model presented in Verilog-A [14] and the parameters utilized
for this model are shown in Table 5.1.
Automatic Implementation :
To prove the functionality of the proposed filter, first step was to describe the
behavior of the median filter algorithm that was implemented at the schematic level
using Verilog HDL and simulate it using the Cadence NC-Verilog-XL simulator. Unfortunately, Verilog only reads and writes ASCII character files. Therefore, it is not
capable of reading images in standard formats, such as BITMAP or JPEG, directly
from disk [31]. To resolve this problem, it is necessary to define a new image format
to be used with a design test bench. The new image must be a HEX file that only
contains information about RGB/grayscale vectors for each pixel of the input image.
The data from hex-files are to be applied as stimuli to the point operations blocks
described in Verilog language. The HEX characters are then elegantly converted to
binary format by the Verilog HDL simulator.
In this part, the median filter implemented in Verilog was a behavioral model that
removes the ’salt and pepper’ noise of an input image and outputs the filtered image.
The filtered image is then compared to an expected result that was created using the
same filtering process in MATLAB for verification. The proposed filter flow chart of
design verification is described as shown in Fig. 5.10. The development steps of the
proposed method in the Verilog behavioral model includes four modules:
M1, M2, M3, and M4. M1 and M4 were set to load image data to memory and
to write the filtered image data to a file. However, M2 was designated to buffer
pixels, read addresses, filter input pixels, and sends out noise-free data while M3 was
designed to generate addresses. In addition, to achieve an efficient processing time
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Figure 5.10: Flow chart of memristor based median filter design verification

69

LARGE SCALE DESIGN OF MEMRISTIVE BASED SIGNAL PROCESSING...

Table 5.3: Comparison of synthesis results of proposed adder/subtractor design
Design
method

Power
(nW )

Delay
(ns)

Area
(µm)

MOSFET

Memristors

CMOS-based adder/subtractor

991.39

3.9

1247.40

322

−

Memristor-based adder/subtractor

525.82

4.23

1176.88

105

210

Table 5.4: Comparison of experimental results of proposed memristive median filter
Design
method

Freq.
(M Hz)

Power
(mW )

Delay
(ns)

EIMF

129.58

2.85

7.72

LPAMF

714.58

5.52

Proposed CMOS

60.5

Proposed Memristor

Area
(µm)

MOSFET

Memristors

-

-

-

-

12,937

-

-

1.53

15.26

20,523

938/cell

-

200

1.3

14.28

17,338

567

3213

Proposed Memristor

714.58

4.6

4.6

-

567

3213

Proposed Memristor

129.58

0.842

18.7

-

567

3213

and reduce power dissipation, all these implementation stages were pipelined under a
unique clock signal. The flow chart of verification process for the design are shown in
Fig. 5.10. In the second step, as shown in Fig. 5.3(a), after testing the design at the
behavioral level, the implemented RTL is synthesized to the gate netlist level with
the aid of a Synopsys Design Vision compiler. The design compiler uses a standard
library that contains all information about the characteristics of logic cells to generate
a final CMOS-based gate netlist file.
In the third step, the generated CMOS gate netlist is thoroughly inspected to
realize the logic cells that were elaborated on in the CMOS-median-filter-based design. After the logic cells are produced by the Synopsys synthesis compiler, equivalent memristor-based logic gates are implemented at the schematic level, tested, and
characterized using the MRL design method. Hence, in this stage of the design, the
characterization process for memristor-based logic cells is obtained to build a standard memristor-based library for the Synopsys synthesis compiler, as presented in Fig.
5.3(b). The most important characterized cells involved in the proposal are AND,
NAND, OR, NOR, multiplexer, and other defined Boolean function circuits that listed
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Figure 5.11: Performance of designed filter for Boat, Camera man and Houses 512 ×
512images contains salt and pepper with different noise density ratios. (a)Filtered
Boat image with 30 % noise. (b) Filtered Camera man image with 20 % noise. (c)
Filtered Houses image with 10 % noise.
in Table 5.2. The built library provides a synthesis tool with information about cell
logic function, area, input/output capacitance, delay, and power consumption.

5.4.4

Simulation Results

Performance results:In this part, the filtering process of the proposed median
filter is evaluated on both schematic and behavioral levels. The simulation results for
the implemented memristor-based median filter at the schematic level were drawn in
Cadence Virtuoso with 65 nm cell library. The RRAM and ReRAM Verilog-A models
were utilized with the parameters shown in Table 5.1. To verify the performance of the
memristive median filter on the schematic level, a 3×3 window was applied to the filter
input to testify the sorting ability of the designed filter, and the simulation results
are shown in Fig. 5.7 Then the proposed schematic was converted to the behavioral
level, where it was simulated with Verilog-XL and NC-Verilog and synthesized with
a Synopsys compiler before being tested for image denoising. In this test, standard
512 × 512-pixel images (boat, cameraman, and houses) with various levels of salt
and pepper noise density ratios ( 10 % up to 50%) were tested with the designed
memristive median filter. The filter successfully removed the noise from the distorted
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Table 5.5: The power consumption and delay of memristor based logic gate including
the effects of process variation for 180 nm and 65 nm technology

180nm

65nm

Mean
0.53

0.96

SD

634.05

175.91

109.36

22.69

Mean

47.24

2.62

4.61

19.22

6.94

4.39

SD

185.98

150.30

341.43

62.78

35.23

18.75

Mean

7.12

2.29

5.52

1.95

2.16

1.263

SD

46.44

26.20

13.49

21.64

12.423

4.403

Mean

3.62

1.51

1.13

0.92

1.22

0.21

SD

185.57

411.40

641.66

88.12

36.48

112.67

Mean

22.56

2.62

4.95

1.01

8.66

1.12

SD

125.52

150.30

475.40

74.28

35.47

20.67

Mean

3.82

2.29

5.04

2.13

4.42

1.12

SD

Tf (P s)

5.29

2.08

411.40

Tr (P s)

19.58

0.63

248.52

P(µW )

Inverter
47.07

2.57

Tf (P s)

AND2X1
18.91

4.17

Tr (P s)

NAND2X1

36.58

P(µW )

OR2X1

55.962

Gate

XOR2X1

NOR2X1
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Table 5.6: Performance parameters for different salt & pepper noise variance applied
on boat image
Boat Image
Noise ratio

10%

20%

30%

40%

50%

MSE

8.916

11.6018

15.3932

20.8135

29.0203

PSNR

38.6313

37.5195

36.2915

34.9814.57

33.5360

MAE

1.2539

1.6510

2.5129

4.4779

8.0976

Table 5.7: Performance parameters for different salt & pepper noise variance applied
on camera man image
Camera man image
Noise ratio

10%

20%

30%

40%

50%

MSE

6.4582

8.7386

12.1256

17.3191

25.5203

PSNR

40.0637

38.7504

35.7796

34.0959

34.0959

MAE

0.9687

1.3793

2.4683

5.0225

10.0215

images. Samples with superimposed salt and pepper noise and recovered images
are shown in Fig. 5.11. Peak Signal to Noise Ratio (PSNR), Mean Square Error
(MSE), and Mean Absolute Error (MAE) were measured to evaluate the quality of
the recovered images and calculated as follows:
PM PN
2
i=1
j=1 i(Si,j − Fi,j )
.
M SE =
M. N

(5.7)

Where Si,j represents the noise-free image, Fi,j is the recovered image, number of
image column and row are represented M and N, respectively, and M. N is the total
number of pixels in the image. Moreover, PSNR can be determined using the following
equation:

P SN R = 10 log10

2552
M SE


.

(5.8)

The sample word length for of each architecture was 8 bits with a 3×3 window size.
The simulation results in Table 5.3 show that memristor-based adder/subtractor can
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Table 5.8: Performance parameters for different salt & pepper noise variance applied
on house image
House Image
Noise ratio

10%

20%

30%

40%

50%

MSE

31.3554

35.5081

40.2278

45.7149

52.8390

PSNR

33.2017

32.6615

32.1195

31.5642

30.93530

MAE

4.0678

4.8980

6.2673

8.4359

12.1760

reduce power, area and dealy comparing with implemented CMOS-based adder/subtractor.
In Table 5.4 it can be seen that the memristive median filter is the most time- and
power-efficient design when compared to an efficient implementation of 1-d median
filter (EIMF) [32] and a low-power architecture for the design of a low-power architecture for a one-dimensional median filter, (LPAMF) [33]. The power consumption
reduced by 16.25% comparing with the lowest power consumed by other designs as
shown in Table 5.4. Compared to the equivalent CMOS design, the area of the proposed architecture is significantly reduced by 16.82%. The visual simulation results
for noisy images (10% up to 30%) recovered by the proposal filter are displayed in
Fig. 5.11. Tables 5.6, 5.7 and 5.8 summarize the quantitative restoration results of
PSNR, MSE, and MAE for boat, cameraman, and house images, respectively.
Monte Carlo simulation results:
In this proposal, the simulation results which presented in previous Section were
exhibited an ideal outputs also the implemented memristor based logic cells with the
same parameters and function are perfectly matched. However the process variations
on memristor model parameters might be a reason to a consequential degradation.
Therefore, understanding the impact of process variation for utilized technology node
is important, to know the amount of variation that cells based memristor RRAM devices can tolerate without any fanout and degradation in power and delay. The Table
5.5 shows the statistical analysis including process and mismatch effects on CMOS
inverter and memristor based logic gates. Two technology nodes 180nm and 65nm
were utilized to apply statistical spectre simulation to determine process variation
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Power Variation
ME = 52.061m
SD = 2.7869m

4-bit memristor-based magnitude comparator

Power Variation
ME = 150.308m
SD = 8.57816m

8-bit comparator

Power Variation
ME = 239.316m
SD = 12.8112m

3-input 8-bit comparator

Power Variation
ME = 791.226m
SD = 37.8093m

median filter circuit

Figure 5.12: Hierarchical procedure for Process variation simulation . Simulation
executes for 4-bit memristor-based magnitude comparator, 8-bit comparator, 3-input
8 bit comparator and finally median filter circuit.
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Figure 5.13: Analytical Monte Carlo Simulation of the output voltage for proposal
basic logic gates. (a) CMOS inverter. (b) Memristor based AND gate.(c) Memristor
based NAND gate.(d) Memristor based OR gate.
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Figure 5.14: Monte Carlo output voltage variation of 1-bit adder/subtractor. (a)
input A,B and Cin.(b)Optimized Monte Carlo simulation output voltage with buffer
inserted. (c) Output voltage variation before buffers.
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on power consumption and delay for proposal characterized memristor based logic
cells. An ocean script has been writing in Cadence Spectre to preform Monte Carlo
simulation on power consumption and delay of proposed large scale circuits. The
Monte Carlo simulation procedure for proposed memristor based median filter circuit
is achieved in a hierarchal order, as shown in Fig. 5.12. First step of the Monte Carlo
simulation was preformed on memristor based logic gates such as OR, AND, NAND
and NOR with 180nm and 65nm technology. In the second step, the mean (ME),
standard deviation (SD), and number of iterations runs (N) in power consumption
and delay for large scale circuits(8-bit adder/subtractor and 2D memristive median)
implemented in this proposal are achieved. The voltage variation results, using Cadence Analog Statistical Analysis for inverter, memristor based AND, NAND, OR,
NOR, and XOR are shown in Fig. 5.13. The Statistical Analysis indicates that a large
circuits would not tolerate the fabrication standards and would not function as designed to do. Therefore, buffers are inserted at the outputs were the voltage dropped
to correct the degradation issue. In the Fig.5.14 (a) input voltages for A, B and Cin
pins, (b) output voltage variation for optimized 1-bit adder/subtractor circuit, and
(c) untolerated output voltage for 1-bit adder/subtractor circuit are exhibited.

5.5

Conclusion

In conclusion, this framework is a general methodology for designing large-scale
CMOS/memristor-based circuits for digital logic.

In particular, In this method

MATLAB, a Hardware Description Language (HDL) simulator, the Cadence Virtuoso design environment, and Synopsys software were utilized in this framework. A
low-power and high-speed memristor-based parallel 8-bit adder/subtractor and 2D
memristive median filter were designed with RRAM and ReRAM devices. They were
tested and verified in Cadence Virtuoso, Verilog-XL, Synopses Design Vision, and
MATLAB. The low-power, low-area, and high-speed performance were achieved by
generating a standard memristor-based cell library. The simulation results and verification process proved that the designed memristive behavioral model was able to
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restore original images from distorted ones with 10 to 30% salt and pepper noise.
The proposed design shows very significant enhancement in power consumption and
delay compared to equivalent CMOS architecture, EIMF, and with LPAMF designs.
Compared to the equivalent CMOS design, the area of the proposed architecture is
significantly reduced by 32.79%.
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Hybrid Memristor-CMOS Based
Finite Impulse Response Filter
Design

6.1

Introduction

The development of CMOS transistors shows major concerns, such as, increased leakage power, reduced reliability, and high fabrication cost [1]. These factors have
affected chip manufacturing procedure and functionality severely. Therefore, the
demand for new devices is increasing. Memristor, is considered as one of the key
element in memory and information processing design [2, 3] due to its small size,
long-term data storage, low power, and CMOS compatibility. Recently, several methods in a logic design employing Memristors have been reported [4, 5]. Material
Implication Logic (IMPLY) [4, 6] is aimed to design logic gates with Memristors
only. However, the involvement of a high number of computational steps and the
need for READ/WRITE circuit are obstacles facing this logic. Memristor Aided
Logic (MAGIC) [7] is another pure Memristive logic method similar to IMPLY logic.
This logic requires two steps ”initialization procedure prior to a computational step”.
However, cascading two or more logic circuits with MAGIC is difficult to implement.
Memristor Ratioed Logic (MRL) [5] method is hybrid CMOS-Memristor circuit that
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has logical states (’0’ and ’1’) represented based on the level of the output voltage.
This method is suitable for most logic designs because of CMOS compatibility, which
offers less area and power consumption compared to conventional CMOS. There are
several Memristor based arithmetic and computational circuits described [8]-[9] using
MRL however, the area of filter design using Memristors has received less attention.
In [8] Memristors have been used in the LC filter as a damping component. In [10]
Memristor devices were used to provide weights for 6-tap FIR filter. In our chapter,
Memristor based RRAM device has been employed to implement hybrid MemristorCMOS based FIR filter. Unlike earlier memristor design [9], the proposed approach
utilizes the designed cell library. The cell library proposed characterizes basic Memristive logic gates based on MRL method. The rest of this chapter is organized as
follows. The introduction is described in Section 6.1. An introduction to the Memristor model and proposal design approach is described in Section 6.2. In Section6.3,
FIR filter design is presented. In Section 6.4, a case study of the DFF circuit was
presented to show the utility of cell library designed. In Section 6.5, the verification
of the proposed filter is explained. In Section 6.6, simulation results and comparison
with CMOS based FIR is provided. Finally, remarks and conclusion are proposed in
Section 6.7.

6.2
6.2.1

Design Approach and Device Modelling
Memristor Ratioed Logic Design

Memristor Ratioed Logic (MRL) design, is based on the integration of CMOS technology with Memristor to implement varieties of logic gates. Pure Memristive design
can be used to design AND/OR gates, while NAND and NOR can be designed by
connecting the output of AND/OR Memristive gates to CMOS inverter. This arrangement is not only to obtain NAND and NOR gates but also overcomes the signal
degradation problem. MRL method is a voltage-based model, hence the logical state
of MRL is defined by the output voltage level, where, voltage level represents the high
state ”1” and the low state ”0” by the high voltage and the low voltage respectively.
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Table 6.1: RRAM memristor parameters for simulation

Parameters
Value

6.2.2

I0 (A)

Go (nm)

L(nm2 )

Gmax (nm)

Gmin (nm)

6.14(e−5 )

2.75(e−10 )

5

6(e−12 )

3.14(e−14 )

Device Modeling

Metal oxide-based resistive switching memories RRAMs are intended for use in wide
range application of non-volatile memory. In this chapter, the Memristor based
RRAM model [11] , has been employed to implement the Memristive behavior of
the devices in which resistance varies depending on the value, direction, and duration of the applied voltage. The device resistance is altering between low resistance
state (LRS) and the high resistance state (HRS). The current is dependent on the
oxide layer state while the rate of vacancy generation (Eag)/recombination (Ear) has
a direct impact on the oxide layer state. A Memristor based RRAM is simulated
in Cadence Virtuoso. The utilized parameters for the model are specified in Table
6.1 Where Ie , G, and G0 are hopping current density, gap length which can either
minimum value Gmin or maximum value Gmax based on the applied voltage and
window resistance coefficient.

6.3

Finite Impulse Response Filter Design

Finite Impulse Response FIR filter is a core element in most applications of signal and
image processing [12]. In these applications, low power, area efficient, and high speed
are required when designing these filters. Several stages are involved in the design
and implementation of FIR filters based on the number of required coefficients. In
this chapter, a low pass FIR filter with 15 coefficients is considered. Therefore, the
designed filter has 15 stages. The characteristic of this filter is shown in 6.1.
S[n] = b0 X[n] + b1 X[n − 1] + ...bk X[n − k]

(6.1)

Several procedures are involved in the implementation of the proposed filter as shown
in Fig. 6.2 The design starts by describing the specification of the filter using Verilog
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High Definition Language (HDL). The hardware description should be successfully
verified and tested by NC-Verilog Cadence simulator using a well designed test bench.
Next, Synopsys design compiler goes through the descriptive Register-Transfer Level
(RTL) in order to convert it to CMOS based gate netlist. This conversion is achieved
from the characterized gates data provided by the CMOS standard cell library. Consequently, the gate netlist is verified and tested with the same test bench. Besides, the
generated CMOS gate netlist is extracted to obtain all gates involved in the design.
Finally, the Memristive gates which have been implemented and tested using MRL
method were characterized to build standard Memristive cell library to be utilized
by Synopsys compiler to generate the Memristive netlist gates. The synthesized FIR
memristor based netlist gates should be verified and tested again with the test bench.

6.4

Case Study

The core of this work is to create a standard cell library for Memristive gates based
MRL design. This procedure is very sensitive since requires implementing and validating all gates in the design. As an example, a sequential D-Flip Flop (DFF) circuit
shown in Fig. 6.1. has been chosen to describe all steps involved in the design procedure. DFF has been implemented in the Cadence schematic level, verified in the
behavioral level with NC-Verilog, and characterized its Memristive logic gates by Cadence tools. All characterized gates data is fed to the standard library. This library
contains information about input capacitance of each pin of DFF, output net capacitance, transition time, values of rise/fall delay and power consumption. The synthesis
tools rely on capacitance values to compute delay and dynamic power. Therefore, it
is vital to calculate the capacitance values, for each pin ”input/output” where, C is
calculated based on 6.2.
1
C=
V dd

Z

t2

i(t)dt

(6.2)

t1

Here i(t) is the current passing through DFF. Since capacitance values are determined,
the synthesis compiler can carry out the power consumption based on the energy
values provided by the library. All energy values are kept in the library table after
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measuring DFF consumed energy. Equation 6.3 is used to calculate dynamic power
consumption of the designed circuit.
P D = α C f VDD

(6.3)

Here α,C and f are switching activity factor, capacitance and design frequency respectively. In addition, the DFF propagation delay is computed by measuring the
time interval between the input slew and output slew. The slew for DFF alteration
times is defined as the time when signal rise from 30% to the 70% and fall from 70
to 30% of its VDD. While DFF area approximation is linked directly to the size of
CMOS inverter in every cell. Designed Memristive DFF based MRL has 16 memristors and 14 MOSFET. Therefore, memristors are loaded on inverters between the
upper layers of CMOS metal. Figure 6.3 shows both MRL based D-latch and DFF
simulation results in the schematic level.

Figure 6.1: (a) D-latch schematic circuit. (b) MRL based D-latch. (c) Implemented
memristor based DFF.
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Figure 6.2: Flow chart displaying design flow based on Synopsys EDA tool for proposed FIR filter.(a) netlist CMOS Base (b) netlist memristive Based, (C) design
layout.
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Figure 6.3: Simulation results in schematic level.(a) MRL-based D-Latch.(b) MRLbased DFF.

6.5

Design Verification

The verification of the proposed filter is achieved by making a comparison between
the Memristive based filter output signals and the expected output signal which has
been generated in MATLAB by the designed Verilog test bench. This mechanism
of verification can be illustrated as shown in Fig. 6.4. It involves primarily several
modules which are: < M odule1 >, < M odule2 >, < M odule3 > and < M odule4 >.
< M odule1 > and < M odule4 > are responsible for loading input signals ”8 bits
every cycle” and write the filtered signals in the output file ”hex decimal format”
respectively. Whereas, < M odule2 > is responsible for storing data temporarily
and sending out undesired frequencies. And < M odule3 > is an address generator
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uses flags to make all the design modules synchronized under one main clock ”CLK”
which is lead to a great impact on speed enhancement and power consumption. Thus,
signals flow throughout the modules are explained as flow. < M odule1 > input signals
received and stored temporarily in register, and then signals are sent serially every
clock cycle to < M odule2 > where signals are stored again in another register, also <
M odule2 > communicates with < M odule3 > in order to use the generated addresses
to find the desired signals and pass it serially to < M odule4 > as a final stage. At
the end, the desired signals are written in the form of the array corresponding to the
filtered signals.

Figure 6.4: (a) Organization of the proposed FIR.(b) Verification flowchart for proposed.
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Table 6.2: Characterized cells employed in the design
Gate

Description

Equation

AND2X1

Provides the logic AND for two inputs

Y = (A.B)

OR2X1

Provides the logic OR for two inputs

Y =A+B

XOR2X1

Provides the logic Exclusive OR for three inputs

Y= A ⊕ B ⊕ C

INVX

Provide logical inversion of single input

Y =A
S = (A⊕ B ⊕ C , C = (A ⊕ B).C + (A.B)

ADDFX2

Provide arithmetic sum S and carry out C

DFFHQX1

positive edge triggered static D type flip flop

Case study

NOR2X1

Provide logical NOR

Y = (A + B)

NAND2X1

provides the logical NAND of two inputs

Y = (A.B)

Figure 6.5: (a) Input signals in frequency domain at 600 and 2000 Hz.(b) Filter output
signal in frequency domain at 600 Hz.

6.6

Experimental Results

Designing the hybrid Memristor-CMOS based FIR has been executed through different stages, from implementing the filter in the schematic level to test and verify the
filter behavior in Cadence ”TSMC 180 nm cell library”. The design utilized a Memristor based RRAM device. All related parameters for the device provided in Table
6.1, were employed to implement the Memristive behavior of the device. The filtering
process of the proposed filter was tested by applying a set of signals with different
frequencies. The simulation results have shown the behavioral model of the design
was capable of distinguishing between all input signals and passes only signals with
the desired frequency as shown in Fig. 6.5. One significant aspect of this proposed
architecture was the design of the standard cells Memristive library which contains
all characterized cells employed in the design are displayed in Table 6.2, such cells
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Table 6.3: Synthesis results of memristor based DFF

Design

Area(µm)

Power (mW )

Delay (ns)

CMOS

459.04

83.60

0.37

Memristor

379.20

41.29

0.16

Table 6.4: Synthesis results of memristor based FIR filter.

Design

Area(µm)

Power (mW )

Delay (ns)

CMOS

95813.62787

3.3099

0.36

Memristor

10973.69952

0.8776

0.31

are OR, NOR, AND, NAND, DFF and variety of other cells with specified Boolean
function. In this chapter, a case study of the DFF circuit was presented to show the
accomplishment of cells characterization process. Synopses synthesis tool utilizes the
built library based memristor to deliver the DFF netlist and provide measurements
such as power consumption, area, and delay as shown in Table 6.3. The results have
proven that Memristive DFF with 16 memristors and 14 MOSFET has less area comparing to DFF based CMOS. The design memristor base FIR appears to be compact
comparing to CMOS base FIR. Consumed power and delay are comparably reduced
as well, as shown in Table 6.4.

6.7

Conclusion

In this chapter, a hybrid memristor-CMOS based FIR filter design has been proposed
with Memristive RRAM devices. The proposed filter has been verified and tested at
different stages of the design in Cadence environment, NC-Verilog and Matlab. The
simulation results have indicated that the filter was effectively able to distinguish
between all inputs signals and allow only the desired signals to pass through the
passband region and reject any signal beyond the stopband frequency.
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7.1

Summary

In this dissertation, several memristor models were utilized and developed for efficient
memristor based digital implementation. This research provides solution for degradation and fanout challenges facing memristor circuit design. In addition, it provides
a framwork for mapping and synthesis of large-scale memristor-CMOS circuits.
In Chapter 2, a fast, low area and low power hybrid CMOSmemristor based LFSR
design is proposed. As an example a 4- bit LFSR has been implemented by using
MRL scheme with 64 CMOS devices and 64 memristors. The proposed design is
more efficient in terms of the area when compared with CMOS-based LFSR circuits.
The simulation results proves the functionality of the design. This approach presents
acceptable speed in comparison with CMOS-based design and it is faster than IMPLYbased memrisitive LFSR. The propped LFSR has 841 ps delay. Furthermore, the
proposed design has a significant power reduction of over 66% less than CMOS-based
approach.
In Chapter 3, a memristive median filter was designed with Pt/TaOx/Ta device
and it was verified and tested in Cadence environment, Verilog-XL and Matlab. The
performance for restoring original images Lena, Bridge and Pepper from corrupted
ones with 10% upto 50% random-valued impulse noise shows better PSNR results
comparing with AMF and better denoising performance comparing with CWM al-
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gorithm for Lena image. Furthermore, it has comparable MAE results comparing
with SAMF, EMF, and CAFS. Due to the high density offers by utilizing hybrid
CMOS/Memristor-based design and promising results in restoration of the noisy images, the proposed memristive median filter design can be an alternative to be applied
in future image processing applications.
In Chapter 4, a fast and efficient area memristor-only-based shift register, as well
as a hybrid CMOS/memristor-based shift register are proposed. Specifically, a 4-bit
shift register with only 8 memristor devices and a hybrid CMOS /memristor with
64 memristor devices and 64 CMOS transistors were implemented and simulated
using Cadence Virtuoso. The simulation results demonstrate the designs efficient
functionality. Compared to the implementation of a CMOS-memristor based shift
register, the implementation of the proposed design is more efficient when concerning
area and speed with respect to the implementation of the Memristor Based-MaterialImplication (IMPLY) memristive shift register. In addition, the shift register with
only memristor-based has a significant power reduction compared to a CMOS design
shift register.
In Chapter 5, a comprehensive automatic framework for the design and synthesis
of large-scale memristor-CMOS circuits is presented. This framework provides a
synthesis approach that can be applied to all memristor-based digital logic designs. In
particular, it is a proposal for a characterization methodology of memristor-based logic
cells to generate a standard cell library file for large-scale simulation. The proposed
architecture is based on RRAM and ReRAM redox-based devices and the memristor
ratioed logic (MRL) design approach. The proposed framework is implemented in
the Cadence Virtuoso schematic-level environment and was verified with Verilog-XL,
MATLAB, and the Electronic Design Automation (EDA) Synopses compiler after
being translated to the behavioral level. The proposed method can be applied to
implement any digital logic design.
In Chapter 6, a hybrid memristor-CMOS based FIR filter design has been proposed with Memristive RRAM devices. The proposed filter has been verified and
tested at different stages of the design in Cadence environment, NC-Verilog and Mat-
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lab. The simulation results have indicated that the filter was effectively able to distinguish between all inputs signals and allow only the desired signals to pass through
the passband region and reject any signal beyond the stop-band frequency.
In Chapter 6, a summary about the dissertation, conclusion and future work is
presented.

7.2

Conclusion

In this dissertation, memristor-based digital systems design and architectures were
presented.
a hybrid CMOS-memristor based LFSR is implemented by the MRL design method.
In the first step, a D-latch is designed using 8 memristors and 6 CMOS devices. A Dflipflop is implemented with 16 CMOS and 16 memristors subsequently. The proposed
LFSR requires 64 CMOS and 64 memristors. The functionality of the proposed LFSR
was confirmed by simulation. This design shows how important the significant reduction of power consumption comparing with similar pure CMOS designs. Moreover,
the proposed design uses small numbers of transistors comparing with conventional
CMOS-based LFSR, which means it will occupy small layout
In another memristor-based curcit design , a memristive median filter was designed
with Pt/TaOx/Ta device and it was verified and tested in Cadence environment,
Verilog-XL and Matlab.
Further,The performance for restoring original images Lena, Bridge and Pepper
from corrupted ones with 10% upto 50% random-valued impulse noise shows better
PSNR results comparing with AMF and better denoising performance comparing
with CWM algorithm for Lena image. Furthermore, it has comparable MAE results
comparing with SAMF, EMF, and CAFS. Due to the high density offers by utilizing
hybrid CMOS/Memristor-based design and promising results in restoration of the
noisy images, the proposed memristive median filter design can be an alternative to
be applied in future image processing applications.
A general methodology framework for designing large-scale CMOS/memristor-
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based circuits for digital logic was designed with Hybrid CMOS/Memristor-based
method ”Memristor Ratioed Logic (MRL)”. In particular, In this method MATLAB,
a HDL simulator, the Cadence Virtuoso design environment, and Synopsys software
were utilized in this framework. A low-power and high-speed memristor-based parallel
8-bit adder/subtractor and 2D memristive median filter were designed with RRAM
and ReRAM devices. They were tested and verified in Cadence Virtuoso, VerilogXL, Synopses Design Vision, and MATLAB. The low-power, lowarea, and high-speed
performance were achieved by generating a standard memristor-based cell library.
The proposed design shows very significant enhancement in power consumption and
delay compared to equivalent CMOS architecture, EIMF, and with LPAMF designs.
Compared to the equivalent CMOS design, the area of the proposed architecture is
significantly reduced by 32.79%.
Overall, this thesis work contributes to design and implement of less area and
high-speed large-scale memristor-based digital circuits. Moreover, It provides an overcoming solution for memristor-based circuits degradation and fanout.

7.3

Suggested Future Work

The work in this dissertation could be continued as following :
• In this dissertation memristor RRAM and ReRAM redox-based devices and
the MRL design approach were utilized to implement different memristor based digital circuits. In addition, a framework for the design and synthesis of large-scale
memristor-CMOS circuits was proposed.
The design approach in this dissertation was MRL design approach, in the future
the aim is to design memristor-based arithmetic circuits using memristors only design
Approach.
• The design and mapping of large-scale memristor-based applications is a challenging task due to the lack of comprehensive high-level design tools and simulation
platforms. Therefore, this dissertation is the start to continue working to find an
automatic mapping methodology of Boolean logic circuits on memristor crossbar.
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